This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
eaf7d9675d
yosys
/
tests
/
hana
/
test_simulation_techmap_and...
4 lines
74 B
Verilog
Raw
Blame
History
module
TECH_AND5
(
input
[
4
:
0
]
in
,
output
out
)
;
assign
out
=
&
in
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink