yosys/test_intermout_exprs_unaryplus_test.v at eaf7d9675de7e54ef55b5cd45784c2ea7556e8cf - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule