riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel
History
Miodrag Milanovic e594e90293 CMake: Add most of passes 2025-02-12 16:10:36 +01:00
..
common Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
cyclone10lp Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
cycloneiv Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
cycloneive Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
max10 Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
CMakeLists.txt CMake: Add most of passes 2025-02-12 16:10:36 +01:00
Makefile.inc synth_intel: Remove incomplete Arria 10 GX support. 2020-08-21 01:46:06 +02:00
synth_intel.cc Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00