riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
Clifford Wolf 638be461c3 Fix mem2reg handling of memories with upto data ports, fixes #888 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2019-03-21 22:21:17 +01:00
..
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
ast.cc Improve "read_verilog -dump_vlog[12]" handling of upto ranges 2019-03-21 22:20:16 +01:00
ast.h Improve read_verilog debug output capabilities 2019-03-21 20:52:29 +01:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc Improve handling of "full_case" attributes 2019-03-14 17:51:21 +01:00
simplify.cc Fix mem2reg handling of memories with upto data ports, fixes #888 2019-03-21 22:21:17 +01:00