riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel_alm
History
Dan Ravensloft 8b4eb78849 intel_alm: fix DFFE matching 2020-06-11 19:55:51 +02:00
..
common Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
Makefile.inc intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00
synth_intel_alm.cc intel_alm: fix DFFE matching 2020-06-11 19:55:51 +02:00