This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
db7fc0e32d
yosys
/
passes
History
Clifford Wolf
db7fc0e32d
Add "chformal" pass
2017-02-27 13:25:28 +01:00
..
cmds
Add "chformal" pass
2017-02-27 13:25:28 +01:00
equiv
Add $ff and $_FF_ support to equiv_simple
2017-01-30 10:50:38 +01:00
fsm
Be more conservative with merging large cells into FSMs
2017-01-26 09:19:28 +01:00
hierarchy
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00
memory
Typo fix.
2016-09-08 10:57:16 +03:00
opt
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00
proc
Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
sat
Bugfix in "miter -assert" handling of assumptions
2016-10-17 14:56:58 +02:00
techmap
Copy attributes to _TECHMAP_REPLACE_ cells
2017-02-16 12:28:42 +01:00
tests
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00