riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 745d56149d Renamed GreenPAK4 cells, improved GP4 DFF mapping 2015-09-18 12:00:37 +02:00
..
cmos Improved liberty file test case 2015-07-06 17:45:56 +02:00
common Added $tribuf and $_TBUF_ sim models 2015-08-16 13:05:32 +02:00
greenpak4 Renamed GreenPAK4 cells, improved GP4 DFF mapping 2015-09-18 12:00:37 +02:00
ice40 Fixed ice40 handling of negclk RAM40 2015-09-10 17:35:19 +02:00
xilinx Switched to Python 3 2015-08-22 09:59:33 +02:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00