riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/gowin
History
YRabbit d6a1e022e1 gowin: add a new type of PLL - PLLVR 
This primitive is used in the GW1NS-4, GW1NS-4C, GW1NSR-4, GW1NSR-4C and
GW1NSER-4C chips.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 		2023-01-11 11:41:29 +10:00
..
Makefile.inc gowin: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
arith_map.v Use HTTPS for website links, gatecat email 2021-06-09 12:16:56 +02:00
brams.txt gowin: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
brams_map.v gowin: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
cells_map.v iopadmap: Add native support for negative-polarity output enable. 2021-11-09 15:40:16 +01:00
cells_sim.v gowin: add a new type of PLL - PLLVR 2023-01-11 11:41:29 +10:00
lutrams.txt gowin: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
lutrams_map.v gowin: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
synth_gowin.cc Apicula now supports lutram 2022-07-03 12:45:03 +02:00