riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel/cycloneive
History
Larry Doolittle e2fc18f27b Reduce amount of trailing whitespace in code base 2019-02-28 14:58:11 -08:00
..
arith_map.v Reduce amount of trailing whitespace in code base 2019-02-28 14:58:11 -08:00
cells_map.v Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device 2018-03-31 22:48:47 -06:00
cells_sim.v Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00