This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
cd9407404a
yosys
/
passes
/
abc
History
Clifford Wolf
e6d33513a5
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
..
Makefile.inc
Always use BLIF as ABC output format
2013-12-31 13:41:16 +01:00
abc.cc
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00
blifparse.cc
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
blifparse.h
Added abc -dff and -clk support
2013-12-31 21:25:09 +01:00