This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
c8a7bc5d3a
yosys
/
passes
History
Eddie Hung
d66d06b91d
Add assertion
2019-12-03 19:21:42 -08:00
..
cmds
Add "autoname" pass and use it in "synth_ice40"
2019-11-13 13:41:16 +01:00
equiv
Add -async2sync to help text as per @daveshah1
2019-10-04 10:17:46 -07:00
fsm
Update fsm_detect bugfix
2019-11-12 17:31:30 +01:00
hierarchy
Use pool instead of std::set for determinism
2019-12-01 23:26:17 -08:00
memory
Merge pull request
#1501
from YosysHQ/dave/mem_copy_attr
2019-11-27 11:25:23 +01:00
opt
opt_share: Fix handling of fine cells.
2019-11-27 08:01:07 +01:00
pmgen
Check for either sign or zero extension for postAdd packing
2019-11-26 22:51:00 -08:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Revert "Be mindful that sigmap(wire) could have dupes when checking \init"
2019-10-08 12:41:24 -07:00
techmap
Add assertion
2019-12-03 19:21:42 -08:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00