riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1501 from YosysHQ/dave/mem_copy_attr 

memory_collect: Copy attr from RTLIL::Memory to  cell
This commit is contained in:
Clifford Wolf 2019-11-27 11:25:23 +01:00 committed by GitHub
parent f43c0bd8ba 7ff5d6d30a
commit 41e0ddf4f4
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/memory/memory_collect.cc
View File

@ -218,6 +218,10 @@ Cell *handle_memory(Module *module, RTLIL::Memory *memory)
mem->setPort("\\RD_DATA", sig_rd_data);
mem->setPort("\\RD_EN", sig_rd_en);
// Copy attributes from RTLIL memory to $mem
for (auto attr : memory->attributes)
mem->attributes[attr.first] = attr.second;
for (auto c : memcells)
module->remove(c);