mirror of https://github.com/YosysHQ/yosys.git
c659bd1878
This inserts $cover cells to cover the enable signal (precondition) for the selected formal cells. |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |