mirror of https://github.com/YosysHQ/yosys.git
c18ddbcd82
Designs with unreasonably wide expressions would previously get stuck allocating memory forever. |
||
---|---|---|
.. | ||
aiger | ||
ast | ||
blif | ||
json | ||
liberty | ||
rpc | ||
rtlil | ||
verific | ||
verilog |