riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 910556560f Added $meminit cell type 2015-02-14 10:23:03 +01:00
..
cmos Added test comments to techlibs/cmos/cmos_cells.lib 2014-01-29 10:51:02 +01:00
common Added $meminit cell type 2015-02-14 10:23:03 +01:00
xilinx Disabled (unused) Xilinx tristate buffers 2015-02-04 16:33:59 +01:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00