| .. |
|
.gitignore
|
…
|
|
|
abc9.ys
|
…
|
|
|
adff2dff.ys
|
…
|
|
|
aigmap.ys
|
Adjust operation naming in aigmap test
|
2024-09-17 13:55:58 +02:00 |
|
autopurge.ys
|
…
|
|
|
bmuxmap_pmux.ys
|
Remove references to ilang
|
2024-11-05 12:36:31 +13:00 |
|
booth.ys
|
booth: Map simple `$macc` instances too
|
2024-12-01 16:00:04 +01:00 |
|
booth_map_script.ys_
|
renamed passname to booth, replaced connect_sigSpecToWire with connect, updated test script
|
2023-09-08 15:34:56 -07:00 |
|
bufnorm.ys
|
tests/bufnorm: add test for bufnorm of constant
|
2024-11-07 12:55:50 +01:00 |
|
bug2183.ys
|
…
|
|
|
bug2321.ys
|
…
|
|
|
bug2332.ys
|
…
|
|
|
bug2759.ys
|
…
|
|
|
bug2972.ys
|
…
|
|
|
cellmatch.ys
|
cellmatch: Rename `-lut_attrs` to `-derive_luts`; document option
|
2024-11-04 14:28:40 +01:00 |
|
cellname.ys
|
…
|
|
|
clkbufmap.ys
|
…
|
|
|
clockgate.lib
|
clockgate: shuffle test liberty to exercise comparison better
|
2024-11-18 12:48:50 +01:00 |
|
clockgate.ys
|
libparse: add LibertyMergedCells, enable multiple -liberty args for dfflibmap and clockgate
|
2024-12-03 17:36:00 +01:00 |
|
clockgate_neg.lib
|
libparse: add LibertyMergedCells, enable multiple -liberty args for dfflibmap and clockgate
|
2024-12-03 17:36:00 +01:00 |
|
clockgate_pos.lib
|
libparse: add LibertyMergedCells, enable multiple -liberty args for dfflibmap and clockgate
|
2024-12-03 17:36:00 +01:00 |
|
cmp2lcu.ys
|
…
|
|
|
dff2ff.ys
|
…
|
|
|
dffinit.ys
|
…
|
|
|
dfflegalize_adff.ys
|
…
|
|
|
dfflegalize_adff_init.ys
|
…
|
|
|
dfflegalize_adlatch.ys
|
…
|
|
|
dfflegalize_adlatch_init.ys
|
…
|
|
|
dfflegalize_aldff.ys
|
…
|
|
|
dfflegalize_aldff_init.ys
|
…
|
|
|
dfflegalize_dff.ys
|
…
|
|
|
dfflegalize_dff_init.ys
|
…
|
|
|
dfflegalize_dffsr.ys
|
…
|
|
|
dfflegalize_dffsr_init.ys
|
…
|
|
|
dfflegalize_dlatch.ys
|
…
|
|
|
dfflegalize_dlatch_const.ys
|
…
|
|
|
dfflegalize_dlatch_init.ys
|
…
|
|
|
dfflegalize_dlatchsr.ys
|
…
|
|
|
dfflegalize_dlatchsr_init.ys
|
…
|
|
|
dfflegalize_inv.ys
|
…
|
|
|
dfflegalize_mince.ys
|
…
|
|
|
dfflegalize_minsrst.ys
|
…
|
|
|
dfflegalize_sr.ys
|
…
|
|
|
dfflegalize_sr_init.ys
|
…
|
|
|
dfflibmap-sim.v
|
dfflibmap: cover enable inference with test
|
2024-12-09 14:18:08 +01:00 |
|
dfflibmap.lib
|
dfflibmap: cover enable inference with test
|
2024-12-09 14:18:08 +01:00 |
|
dfflibmap.ys
|
tests: fix dfflibmap test - false negative conflict multiple -liberty vs enable inference
|
2024-12-10 15:48:23 +01:00 |
|
dfflibmap_dffn_dffe.lib
|
tests: fix dfflibmap test - false negative conflict multiple -liberty vs enable inference
|
2024-12-10 15:48:23 +01:00 |
|
dfflibmap_dffsr.lib
|
libparse: add LibertyMergedCells, enable multiple -liberty args for dfflibmap and clockgate
|
2024-12-03 17:36:00 +01:00 |
|
dffunmap.ys
|
…
|
|
|
extractinv.ys
|
…
|
|
|
han-carlson.tcl
|
techmap: test consistently with other equiv_make tests
|
2024-11-29 00:15:02 +01:00 |
|
iopadmap.ys
|
…
|
|
|
kogge-stone.tcl
|
techmap: test consistently with other equiv_make tests
|
2024-11-29 00:15:02 +01:00 |
|
lcu_refined.v
|
techmap: wrap builtin $lcu as golden module in PPA tests
|
2024-11-29 00:13:21 +01:00 |
|
mem_simple_4x1_cells.v
|
…
|
|
|
mem_simple_4x1_map.v
|
…
|
|
|
mem_simple_4x1_runtest.sh
|
…
|
|
|
mem_simple_4x1_tb.v
|
…
|
|
|
mem_simple_4x1_uut.v
|
…
|
|
|
pmux2mux.ys
|
…
|
|
|
recursive.v
|
…
|
|
|
recursive_map.v
|
…
|
|
|
recursive_runtest.sh
|
…
|
|
|
run-test.sh
|
test: restore verific handling, nicer naming
|
2024-12-13 10:24:47 +01:00 |
|
shiftx2mux.ys
|
…
|
|
|
sklansky.tcl
|
techmap: add a Sklansky option for `$lcu` mapping
|
2024-12-02 11:34:58 +01:00 |
|
techmap_chtype.ys
|
techmap: add dynamic cell type test
|
2024-05-03 13:53:49 +02:00 |
|
techmap_replace.ys
|
…
|
|
|
wireinit.ys
|
…
|
|
|
zinit.ys
|
…
|
|
