riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes/sat/example.ys

4 lines
68 B
Plaintext
Raw Blame History

read_verilog example.v
techmap; opt; abc; opt
sat_solve -set y 1'b1
Reference in New Issue View Git Blame Copy Permalink