tests
|
Initialization support for all iCE40 bram modes
|
2015-04-26 08:39:31 +02:00 |
Makefile.inc
|
Extract ice40_unlut pass from ice40_opt.
|
2018-12-05 16:30:24 +00:00 |
arith_map.v
|
Fixed trailing whitespaces
|
2015-07-02 11:14:30 +02:00 |
brams.txt
|
Added read-enable to memory model
|
2015-09-25 12:23:11 +02:00 |
brams_init.py
|
Switched to Python 3
|
2015-08-22 09:59:33 +02:00 |
brams_map.v
|
Fixed WE/RE usage in iCE40 BRAM mapping
|
2015-11-24 10:51:34 +01:00 |
cells_map.v
|
Improving vpr output support.
|
2018-04-18 16:55:12 -07:00 |
cells_sim.v
|
Merge pull request #724 from whitequark/equiv_opt
|
2018-12-16 15:54:26 +01:00 |
ice40_opt.cc
|
Extract ice40_unlut pass from ice40_opt.
|
2018-12-05 16:30:24 +00:00 |
ice40_unlut.cc
|
Extract ice40_unlut pass from ice40_opt.
|
2018-12-05 16:30:24 +00:00 |
synth_ice40.cc
|
synth_ice40 to have new -abc9 arg
|
2019-02-14 13:19:27 -08:00 |