yosys/docs/resources/PRESENTATION_ExSyn/proc_01.v

module test(input D, C, R, output reg Q);
    always @(posedge C, posedge R)
        if (R)
	    Q <= 0;
	else
	    Q <= D;
endmodule