riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/firrtl
History
Jim Lawson 3b8c917025 Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog semantic differences. 
Use FIRRTL spec vlaues for definition of FIRRTL widths.
Added support for '$pos`, `$pow` and `$xnor` cells.
Enable tests/simple/operators.v since all operators tested there are now supported.
Disable FIRRTL tests of tests/simple/{defvalue.sv,implicit_ports.v,wandwor.v} since they currently generate FIRRTL compilation errors.
 		2019-07-31 09:27:38 -07:00
..
.gitignore Progress in FIRRTL back-end 2016-11-18 00:32:35 +01:00
Makefile.inc Added first draft of FIRRTL back-end 2016-11-17 23:36:47 +01:00
firrtl.cc Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog semantic differences. 2019-07-31 09:27:38 -07:00
test.sh More progress on Firrtl backend. 2017-02-13 11:17:53 -08:00
test.v More progress on Firrtl backend. 2017-02-13 11:17:53 -08:00