This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
8206546c45
yosys
/
frontends
History
Zachary Snow
8206546c45
Fix constants bound to single bit arguments (
fixes
#2383
)
2020-12-22 17:01:03 -07:00
..
aiger
Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().
2020-06-19 15:48:58 +00:00
ast
Fix constants bound to single bit arguments (
fixes
#2383
)
2020-12-22 17:01:03 -07:00
blif
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
json
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
liberty
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rpc
Fix argument handling in connect_rpc
2020-10-19 13:40:57 +02:00
rtlil
rtlil: remove dotted identifiers.
2020-11-25 16:47:20 +00:00
verific
Bump required Verific version
2020-12-02 15:18:04 +01:00
verilog
Fix SYNTHESIS always being defined in Verilog frontend
2020-12-01 01:37:19 +00:00