riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes/hierarchy
History
Ruben Undheim 75009ada3c Synthesis support for SystemVerilog interfaces 
This time doing the changes mostly in AST before RTLIL generation
 		2018-10-12 21:11:36 +02:00
..
Makefile.inc Rename "singleton" pass to "uniquify" 2017-08-20 12:31:50 +02:00
hierarchy.cc Synthesis support for SystemVerilog interfaces 2018-10-12 21:11:36 +02:00
submod.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
uniquify.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00