riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Ruben Undheim 75009ada3c Synthesis support for SystemVerilog interfaces 
This time doing the changes mostly in AST before RTLIL generation
 		2018-10-12 21:11:36 +02:00
..
cmds Merge pull request #625 from aman-goel/master 2018-09-14 12:36:13 +02:00
equiv Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
fsm Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
hierarchy Synthesis support for SystemVerilog interfaces 2018-10-12 21:11:36 +02:00
memory Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
opt Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
proc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
sat Fixed minor typo in "sim" help message 2018-09-12 18:34:27 -04:00
techmap Merge pull request #591 from hzeller/virtual-override 2018-08-15 14:05:38 +02:00
tests Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00