yosys/tests/opt/ice40_carry.v

4 lines
107 B
Verilog

module SB_CARRY (output CO, input I0, I1, CI);
assign CO = (I0 && I1) || ((I0 || I1) && CI);
endmodule