This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
544843da71
yosys
/
passes
History
Eddie Hung
572603409c
Merge branch 'map_cells_before_map_luts' into xc7srl
2019-04-04 07:54:42 -07:00
..
cmds
Add "rename -output"
2019-03-27 13:47:42 +01:00
equiv
Fix equiv_opt indenting
2018-12-16 15:57:28 +01:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Add "hdlname" attribute
2019-03-26 14:52:48 +01:00
memory
memory_bram: Consider read enable for address expansion register
2019-04-02 19:47:50 +01:00
opt
Trim init attributes when resizing FFs in "wreduce",
fixes
#887
2019-03-22 11:42:19 +01:00
pmgen
Fix spelling in pmgen/README.md
2019-03-05 17:55:29 -08:00
proc
proc_mux: Fix crash when trying to optimize non-existant mux to shiftx
2019-04-03 14:50:12 +02:00
sat
Add "cutpoint -undef"
2019-03-26 16:01:14 +01:00
techmap
Remove handling for $pmux, since
#895
2019-04-03 08:35:32 -07:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00