riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Clifford Wolf 523df73145 Added support for truncating of wires to wreduce pass 2014-08-05 14:47:03 +02:00
..
abc No implicit conversion from IdString to anything else 2014-08-02 18:58:40 +02:00
cmds Added support for truncating of wires to wreduce pass 2014-08-05 14:47:03 +02:00
fsm No implicit conversion from IdString to anything else 2014-08-02 18:58:40 +02:00
hierarchy More bugfixes related to new RTLIL::IdString 2014-08-02 18:14:21 +02:00
memory No implicit conversion from IdString to anything else 2014-08-02 18:58:40 +02:00
opt Fixed a performance bug in opt_reduce 2014-08-02 15:12:16 +02:00
proc More cleanups related to RTLIL::IdString usage 2014-08-02 13:19:57 +02:00
sat Fixed "share" for memory read ports 2014-08-03 20:22:33 +02:00
techmap Implemented recursive techmap 2014-08-03 12:40:43 +02:00
tests More cleanups related to RTLIL::IdString usage 2014-08-02 13:19:57 +02:00