riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed "share" for memory read ports

This commit is contained in:
Clifford Wolf 2014-08-03 20:19:50 +02:00
parent 358bf70a21
commit c7f99be3be
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/sat/share.cc
View File

@ -419,6 +419,13 @@ struct ShareWorker
return supercell;
}
if (c1->type == "$memrd")
{
RTLIL::Cell *supercell = module->addCell(NEW_ID, c1);
module->connect(c2->getPort("\\DATA"), supercell->getPort("\\DATA"));
return supercell;
}
log_abort();
}