riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/cxxrtl
History
whitequark 5157691f0e write_cxxrtl: statically schedule comb logic and localize wires. 
This results in further massive gains in performance, modest decrease
in compile time, and, for designs without feedback arcs, makes it
possible to run eval() once per clock edge in certain conditions.
 		2020-04-09 04:08:36 +00:00
..
Makefile.inc write_cxxrtl: new backend. 2020-04-09 04:08:36 +00:00
cxxrtl.cc write_cxxrtl: statically schedule comb logic and localize wires. 2020-04-09 04:08:36 +00:00
cxxrtl.h write_cxxrtl: statically schedule comb logic and localize wires. 2020-04-09 04:08:36 +00:00