riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch
History
Eddie Hung 037d1a03df Add #1460 testcase 2019-12-12 17:49:55 -08:00
..
anlogic Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
common Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
ecp5 Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
efinix Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
gowin Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
ice40 Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
xilinx Add #1460 testcase 2019-12-12 17:49:55 -08:00
run-test.sh Add simcells.v, simlib.v, and some output 2019-06-27 11:13:49 -07:00