yosys/tests/sim/sim_sdffe.ys

7 lines
137 B
Plaintext

read_verilog sdffe.v
proc
opt_dff
stat
select -assert-count 1 t:$sdffe
sim -clock clk -r tb_sdffe.fst -scope tb_sdffe.uut -sim-cmp sdffe