This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
47efc04a7d
yosys
/
passes
History
Marcelina Kościelnicka
47efc04a7d
wreduce: Introduce -mux_undef option (aligned with opt_expr).
2022-06-08 21:28:58 +02:00
..
cmds
sta: warn on unrecognised cells only once
2022-06-08 09:31:49 +01:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
hierarchy
Reorder steps in -auto-top to fix synth command,
fixes
#3261
2022-04-05 14:02:37 +02:00
memory
Add -no-rw-check option to memory_dff + memory + synth_{ice40,ecp5,gowin}.
2022-06-02 23:16:12 +02:00
opt
wreduce: Introduce -mux_undef option (aligned with opt_expr).
2022-06-08 21:28:58 +02:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
sat
Observe $TMPDIR variable when creating tmp files
2022-05-27 15:06:53 +02:00
techmap
iopadmap: Fix z assignment removal.
2022-06-07 04:10:50 +02:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00