This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
35f44f3ae8
yosys
/
backends
/
firrtl
History
Jim Lawson
73b87e7807
Refine memory support to deal with general Verilog memory definitions.
2019-04-01 15:02:12 -07:00
..
.gitignore
Progress in FIRRTL back-end
2016-11-18 00:32:35 +01:00
Makefile.inc
Added first draft of FIRRTL back-end
2016-11-17 23:36:47 +01:00
firrtl.cc
Refine memory support to deal with general Verilog memory definitions.
2019-04-01 15:02:12 -07:00
test.sh
More progress on Firrtl backend.
2017-02-13 11:17:53 -08:00
test.v
More progress on Firrtl backend.
2017-02-13 11:17:53 -08:00