This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
31f6d74552
yosys
/
passes
History
Eddie Hung
31f6d74552
Separate $alu handling
2019-08-09 12:13:32 -07:00
..
cmds
Tweak default gate costs, cleanup "stat -tech cmos"
2019-08-07 10:25:51 +02:00
equiv
Add -undef option to equiv_opt, passed to equiv_induct
2019-04-26 11:16:48 -07:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Use input default values in hierarchy pass
2019-06-19 11:49:20 +02:00
memory
Error out if enable > dbits
2019-07-13 03:39:23 -07:00
opt
Separate $alu handling
2019-08-09 12:13:32 -07:00
pmgen
Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER
2019-08-07 16:29:38 -07:00
proc
proc_prune: Promote partially redundant assignments.
2019-08-01 13:09:55 +02:00
sat
Fix tests/various/async FFL test
2019-07-09 22:44:39 +02:00
techmap
Add comment
2019-08-07 09:54:27 -07:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00