This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
2d69c309f9
yosys
/
passes
History
Clifford Wolf
1b00861d0a
Improved opt_reduce handling of mem wr_en mux bits
2014-07-17 12:12:04 +02:00
..
abc
- kernel/register.h, kernel/driver.cc: refactor rewrite_yosys_exe()/get_share_file_name() to portable proc_self_dirname()/proc_share_dirname().
2014-03-12 23:17:14 +01:00
cmds
Added %D and %c select commands
2014-06-14 16:19:32 +02:00
fsm
Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys
2014-03-11 14:24:24 +01:00
hierarchy
fixed cell array handling of positional arguments
2014-06-07 12:17:11 +02:00
memory
Changes to "memory" pass for new $memwr/$mem WR_EN interface
2014-07-16 12:49:50 +02:00
opt
Improved opt_reduce handling of mem wr_en mux bits
2014-07-17 12:12:04 +02:00
proc
Do not create $dffsr cells with no-op resets in proc_dff
2014-06-19 12:29:29 +02:00
sat
now ignore init attributes on non-register wires in sat command
2014-07-05 11:18:38 +02:00
techmap
Added support for "blackbox" attribute to iopadmap
2014-07-17 08:59:07 +02:00