This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
2a41afb7b2
yosys
/
backends
History
Clifford Wolf
c094c53de8
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
..
autotest
SigSpec refactoring: using the accessor functions everywhere
2014-07-22 20:39:37 +02:00
blif
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
btor
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw()
2014-07-22 20:58:44 +02:00
edif
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
ilang
SigSpec refactoring: using the accessor functions everywhere
2014-07-22 20:39:37 +02:00
intersynth
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
spice
SigSpec refactoring: using the accessor functions everywhere
2014-07-22 20:39:37 +02:00
verilog
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00