riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/quicklogic
History
N. Engelhardt 98769010af synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
..
.gitignore quicklogic: Add .gitignore file for test outputs. 2021-03-23 17:35:00 +01:00
add_sub.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
adffs.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
counter.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
dffs.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
fsm.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
latches.ys quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
logic.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
mux.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
run-test.sh quicklogic: PolarPro 3 support 2021-03-18 13:28:16 +01:00
tribuf.ys synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00