riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 1afe6589df Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00
..
cmos Updated abc 2013-11-21 22:39:10 +01:00
common Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00
xilinx Added "techmap -share_map" option 2013-11-24 19:50:25 +01:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00