This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
12fa4a3121
yosys
/
passes
History
R. Ou
12fa4a3121
extract_counter: Fix outputting count to module port
2020-02-17 03:08:52 -08:00
..
cmds
show: Add -nobg argument.
2020-02-15 14:03:16 +01:00
equiv
xilinx: Add xilinx_dffopt pass (
#1557
)
2019-12-18 13:43:43 +01:00
fsm
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-14 22:49:20 +01:00
hierarchy
sv: Improve handling of wildcard port connections
2020-02-02 16:12:33 +00:00
memory
Cleanup
2019-12-17 00:25:08 -08:00
opt
Merge pull request
#1576
from YosysHQ/eddie/opt_merge_init
2020-02-05 14:56:26 -08:00
pmgen
Merge pull request
#1657
from YosysHQ/dave/xilinx-dsp-multonly
2020-02-02 14:53:32 +00:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Merge pull request
#1638
from YosysHQ/eddie/fix1631
2020-02-05 19:31:18 +01:00
techmap
extract_counter: Fix outputting count to module port
2020-02-17 03:08:52 -08:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00