mirror of https://github.com/YosysHQ/yosys.git
064723a1cc
Adds note on `+/`. Clarifies that we can't entirely skip loading `cells_sim.v`, and then mentions it again later once we need it. More on final steps (and synthesis outputs). |
||
|---|---|---|
| .. | ||
| source | ||
| util | ||
| .gitignore | ||
| Makefile | ||