riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Krystine Sherwin 9e9213c011
hierarchy: Ignore width mismatch from verific 
But only if it's also a blackbox module with parameters (i.e. it *could* be parametrizable width).
 		2025-01-21 12:45:12 +13:00
..
cmds mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
equiv mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
fsm Reduce comparisons of size_t and int 2024-11-29 12:53:29 +13:00
hierarchy hierarchy: Ignore width mismatch from verific 2025-01-21 12:45:12 +13:00
memory rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
opt Merge pull request #4817 from povik/macc_v2-1 2025-01-08 14:42:51 +01:00
pmgen Merge pull request #4448 from georgerennie/shiftadd_gating 2024-11-20 13:34:09 +01:00
proc mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
sat cutpoint: Add -blackbox -instances 2025-01-21 12:03:29 +13:00
techmap mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
tests macc: Stop using the B port 2025-01-08 13:03:35 +01:00