riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
11,723 Commits 114 Branches 50 Tags 55 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Zachary Snow 207af4196b fixup verilog doubleslash test 
- add generated doubleslash.v to .gitignore
- ensure backend verilog can be read again
 2022-01-03 08:17:46 -07:00
David Shah c4bfbecca6 Update .gitignore 
Signed-off-by: David Shah <dave@ds0.me>
 2020-10-01 15:53:14 +01:00
Eddie Hung b11cf67a81 Setup tests/verilog properly 2020-05-11 10:31:02 -07:00