riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
9,818 Commits 90 Branches 51 Tags 36 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
whitequark f2d7a18756 cxxrtl: emit debug information for constant wires. 
Constant wires can represent a significant chunk of the design in
generic designs or after optimization. Emitting them in VCD files
significantly improves usability because gtkwave removes all traces
that are not present in the VCD file after reload, and iterative
development suffers if switching a varying signal to a constant
disrupts the workflow.
 2020-06-08 17:29:08 +00:00
whitequark c399359ed6 cxxrtl: add a C API for driving and introspecting designs. 
Compared to the C++ API, the C API currently has two limitations:
  1. Memories cannot be updated in a race-free way.
  2. Black boxes cannot be implemented in C.
 2020-06-06 21:12:55 +00:00