yosys

Author	SHA1	Message	Date
Clifford Wolf	c094c53de8	Removed RTLIL::SigSpec::optimize()	2014-07-23 20:32:28 +02:00
Clifford Wolf	ec923652e2	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3	2014-07-23 09:52:55 +02:00
Clifford Wolf	a8d3a68971	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3	2014-07-23 09:49:43 +02:00
Clifford Wolf	4b4048bc5f	SigSpec refactoring: using the accessor functions everywhere	2014-07-22 20:39:37 +02:00
Clifford Wolf	a233762a81	SigSpec refactoring: renamed chunks and width to __chunks and __width	2014-07-22 20:39:37 +02:00
Clifford Wolf	1d88f1cf9f	Removed deprecated module->new_wire()	2014-07-21 12:35:06 +02:00
Clifford Wolf	efd9604dfb	Improved memory_share log messages	2014-07-19 15:46:11 +02:00
Clifford Wolf	e0a819dbe5	More verbose memory_share help message	2014-07-19 15:34:14 +02:00
Clifford Wolf	297a0962ea	Added SAT-based write-port sharing to memory_share	2014-07-19 15:33:55 +02:00
Clifford Wolf	26f982ac0b	Fixed bug in memory_share feedback-to-en code	2014-07-19 15:32:14 +02:00
Clifford Wolf	e441f07d89	Added translation from read-feedback to en-signals in memory_share	2014-07-18 16:46:40 +02:00
Clifford Wolf	a341931972	Only create collision detect logic in memory_share if necessary	2014-07-18 14:32:40 +02:00
Clifford Wolf	ab4b26679f	Added memory_share	2014-07-18 13:16:56 +02:00

1 2