riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replace `std::map` with `dict`. 

Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
This commit is contained in:
Alberto Gonzalez 2020-04-13 19:37:01 +00:00
parent 0424555702
commit ff8be2364e
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/cmds/scatter.cc
View File

@ -49,9 +49,9 @@ struct ScatterPass : public Pass {
for (auto module : design->selected_modules()) for (auto module : design->selected_modules())
{ {
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
std::map<RTLIL::IdString, std::pair<RTLIL::SigSpec, RTLIL::SigSpec>> new_connections; dict<RTLIL::IdString, RTLIL::SigSig> new_connections;
for (auto conn : cell->connections()) for (auto conn : cell->connections())
new_connections.emplace(conn.first, std::make_pair(conn.second, module->addWire(NEW_ID, conn.second.size()))); new_connections.emplace(conn.first, RTLIL::SigSig(conn.second, module->addWire(NEW_ID, GetSize(conn.second))));
for (auto &it : new_connections) { for (auto &it : new_connections) {
if (ct.cell_output(cell->type, it.first)) if (ct.cell_output(cell->type, it.first))
module->connect(RTLIL::SigSig(it.second.first, it.second.second)); module->connect(RTLIL::SigSig(it.second.first, it.second.second));