riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replace pseudo-private member access to `connections_` in `passes/cmds/scatter.cc`. 

Co-Authored-By: N. Engelhardt <nak@symbioticeda.com>
This commit is contained in:
Alberto Gonzalez 2020-04-09 23:55:24 +00:00
parent 0787af947f
commit 0424555702
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 10 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
passes/cmds/scatter.cc
View File

@ -48,20 +48,17 @@ struct ScatterPass : public Pass {
for (auto module : design->selected_modules())
{
for (auto cell : module->cells())
for (auto &p : cell->connections_)
{
RTLIL::Wire *wire = module->addWire(NEW_ID, p.second.size());
if (ct.cell_output(cell->type, p.first)) {
RTLIL::SigSig sigsig(p.second, wire);
module->connect(sigsig);
} else {
RTLIL::SigSig sigsig(wire, p.second);
module->connect(sigsig);
for (auto cell : module->cells()) {
std::map<RTLIL::IdString, std::pair<RTLIL::SigSpec, RTLIL::SigSpec>> new_connections;
for (auto conn : cell->connections())
new_connections.emplace(conn.first, std::make_pair(conn.second, module->addWire(NEW_ID, conn.second.size())));
for (auto &it : new_connections) {
if (ct.cell_output(cell->type, it.first))
module->connect(RTLIL::SigSig(it.second.first, it.second.second));
else
module->connect(RTLIL::SigSig(it.second.second, it.second.first));
cell->setPort(it.first, it.second.second);
}
p.second = wire;
}
}
}