riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Forgot backslashes

This commit is contained in:
Eddie Hung 2019-04-12 18:22:44 -07:00
parent 9bfcd80063
commit fecafb2207
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/aiger/aigerparse.cc
View File

@ -477,7 +477,7 @@ next_line:
RTLIL::Wire* wire = outputs[variable];
log_assert(wire);
log_assert(wire->port_output);
if (escaped_s.in("__dummy_o__", "__const0__", "__const1__")) {
if (escaped_s.in("\\__dummy_o__", "\\__const0__", "\\__const1__")) {
wire->port_output = false;
continue;
}