riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Cleanup

This commit is contained in:
Eddie Hung 2019-07-19 20:25:28 -07:00
parent 47fd042b9f
commit f9d08a5e5e
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/pmgen/ice40_dsp.pmg
View File

@ -23,10 +23,10 @@ code sigA clock clock_pol
sigA = port(mul, \A);
if (ffA) {
sigA.replace(port(ffA, \Q), port(ffA, \D));
clock = port(ffA, \CLK).as_bit();
clock_pol = param(ffA, \CLK_POLARITY).as_bool();
sigA.replace(port(ffA, \Q), port(ffA, \D));
}
endcode
@ -41,8 +41,6 @@ code sigB clock clock_pol
sigB = port(mul, \B);
if (ffB) {
sigB.replace(port(ffB, \Q), port(ffB, \D));
SigBit c = port(ffB, \CLK).as_bit();
bool cp = param(ffB, \CLK_POLARITY).as_bool();
@ -51,6 +49,8 @@ code sigB clock clock_pol
clock = c;
clock_pol = cp;
sigB.replace(port(ffB, \Q), port(ffB, \D));
}
endcode
@ -62,7 +62,7 @@ code sigY sigYused
for (i = GetSize(sigY); i > 0; i--)
if (nusers(sigY[i-1]) > 1)
break;
sigYused = sigY.extract(0, i).remove_const();
sigYused = sigY.extract(0, i);
endcode
match ffY