riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed detection of major wires in opt_clean

This commit is contained in:
Clifford Wolf 2013-10-17 02:41:59 +02:00
parent 96e7abad48
commit f5c0ed6c79
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/opt/opt_clean.cc
View File

@ -112,6 +112,9 @@ static bool compare_signals(RTLIL::SigSpec &s1, RTLIL::SigSpec &s2)
if (w1->port_input != w2->port_input)
return w2->port_input;
if (w1->port_output != w2->port_output)
return w2->port_output;
if (w1->name[0] != w2->name[0])
return w2->name[0] == '\\';