riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Disabled RTLIL::SigSpec::check() in release builds

This commit is contained in:
Clifford Wolf 2014-07-23 21:42:44 +02:00
parent 95ac484548
commit f368d792fb
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/rtlil.cc
View File

@ -1808,6 +1808,7 @@ RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const
void RTLIL::SigSpec::check() const
{
#ifndef NDEBUG
if (packed())
{
int w = 0;
@ -1836,6 +1837,7 @@ void RTLIL::SigSpec::check() const
assert(width_ == SIZE(bits_));
assert(chunks_.empty());
}
#endif
}
bool RTLIL::SigSpec::operator <(const RTLIL::SigSpec &other) const