riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

clockgate: help string

This commit is contained in:
Emil J. Tywoniak 2024-09-16 14:20:33 +02:00
parent be7c93ec6d
commit f193bcf683
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/techmap/clockgate.cc
View File

@ -44,10 +44,9 @@ struct ClockgatePass : public Pass {
log("\n");
log(" clockgate [options] [selection]\n");
log("\n");
log("Creates gated clock nets for sets of FFs with clock enable\n");
log("sharing a clock and replaces the FFs with versions without\n");
log("clock enable inputs. Intended to reduce power consumption\n");
log("in ASIC designs.\n");
log("This pass transforms each set of FFs sharing the same clock and\n");
log("enable signal into a clock-gating cell and a set of enable-less FFs.\n");
log("Primarily a power-saving transformation on ASIC designs.\n");
log("\n");
log(" -pos <celltype> <ce>:<clk>:<gclk>\n");
log(" If specified, rising-edge FFs will have CE inputs\n");